

May 1988 Revised August 1999

## 74F381

# **4-Bit Arithmetic Logic Unit**

#### **General Description**

The 74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional select input codes force the function outputs LOW or HIGH. Carry propagate and generate outputs are provided for use with the 74F182 carry lookahead generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 74F382 ALU data sheet.

#### **Features**


- Low input loading minimizes drive requirements
- Performs six arithmetic and logic functions
- Selectable LOW (clear) and HIGH (preset) functions
- Carry generate and propagate outputs for use with carry lookahead generator

### **Ordering Code:**


Order Number	Package Number	Package Description
74F381SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F381SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F381PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**



### **Connection Diagram**



## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
riii Nailles	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>0</sub> -A <sub>3</sub>	A Operand Inputs	1.0/3.0	20 μA/–1.8 mA		
B <sub>0</sub> –B <sub>3</sub>	B Operand Inputs	1.0/3.0	20 μA/–1.8 mA		
S <sub>0</sub> -S <sub>2</sub>	Function Select Inputs	1.0/1.0	20 μA/-0.6 mA		
C <sub>n</sub>	Carry Input	1.0/4.0	20 μA/–2.4 mA		
G	Carry Generate Output (Active LOW)	50/33.3	−1 mA/20 mA		
P	Carry Propagate Output (Active LOW)	50/33.3	−1 mA/20 mA		
F <sub>0</sub> –F <sub>3</sub>	Function Outputs	50/33.3	−1 mA/20 mA		

#### **Functional Description**

Signals applied to the Select inputs  $S_0 \! - \! S_2$  determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active HIGH or active LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active HIGH operands, LOW for active LOW operands) into the  $C_n$  input of the least significant package.

The Carry Generate  $\overline{(G)}$  and Carry Propagate  $\overline{(P)}$  outputs supply input signals to the 74F182 carry lookahead generator for expansion to longer word length, as shown in Figure 2. Note that an 74F382 ALU is used for the most significant package. Typical delays for Figure 2 are given in Figure 1.

#### **Function Select Table**

	Select		Operation
S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	Operation
L	L	L	Clear
Н	L	L	B Minus A
L	Н	L	A Minus B
Н	Н	L	A Plus B
L	L	Н	A⊕B
Н	L	Н	A + B
L	Н	Н	AB
Н	Н	Н	Preset

H = HIGH Voltage Level L = LOW Voltage Level

Deth Comment	Toward	Output		
Path Segment	F	C <sub>n</sub> + 4, OVR		
A <sub>i</sub> or B <sub>i</sub> to $\overline{P}$	7.2 ns	7.2 ns		
$\overline{P}_i$ to $C_n + (F182)$	6.2 ns	6.2 ns		
C <sub>n</sub> to F	8.1 ns	_		
$C_n$ or $C_n + 4$ , OVR	_	8.0 ns		
Total Delay	21.5 ns	21.4 ns		

FIGURE 1. 16-Bit Delay Tabulation





FIGURE 2. 16-Bit Lookahead Carry ALU Expansion

# **Truth Table**

			Inp	uts			Outputs					
Function	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	C <sub>n</sub>	An	B <sub>n</sub>	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	G	P
CLEAR	L	L	L	Х	Х	Х	L	L	L	L	L	L
				L	L	L	Н	Н	Н	Н	Н	L
				L	L	Н	L	Н	Н	Н	L	L
				L	Н	L	L	L	L	L	Н	Н
B Minus A	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	L
				Н	L	L	L	L	L	L	Н	L
				Н	L	Н	Н	Н	Н	Н	L	L
				Н	Н	L	Н	L	L	L	Н	Н
				Н	Н	Н	L	L	L	L	Н	L
				L	L	L	Н	Н	Н	Н	Н	L
				L	L	Н	L	L	L	L	Н	Н
				L	Н	L	L	Н	Н	Н	L	L
A Minus B	L	Н	L	L	Н	Н	Н	Н	Н	Н	Н	L
				Н	L	L	L	L	L	L	Н	L
				Н	L	Н	Н	L	L	L	Н	Н
				Н	Н	L	Н	Н	Н	Н	L	L
				Н	Н	Н	L	L	L	L	Н	L
				L	L	L	L	L	L	L	Н	Н
				L	L	Н	Н	Н	Н	Н	Н	L
				L	Н	L	Н	Н	Н	Н	Н	L
A Plus B	Н	Н	L	L	Н	Н	L	Н	Н	Н	L	L
				Н	L	L	Н	L	L	L	Н	Н
				Н	L	Н	L	L	L	L	Н	L
				Н	Н	L	L	L	L	L	Н	L
				Н	Н	Н	Н	Н	Н	Н	L	L
				Х	L	L	L	L	L	L	Н	Н
				Х	L	Н	Н	Н	Н	Н	Н	Н
$A \oplus B$	L	L	Н	Х	Н	L	Н	Н	Н	Н	Н	L
				Х	Н	Н	L	L	L	L	L	L
				Х	L	L	L	L	L	L	Н	Н
				Х	L	Н	Н	Н	Н	Н	Н	Н
A + B	Н	L	Н	Х	Н	L	Н	Н	Н	Н	Н	Н
				Х	Н	Н	Н	Н	Н	Н	Н	L
				Х	L	L	L	L	L	L	L	L
				Х	L	Н	L	L	L	L	Н	Н
AB	L	Н	Н	Х	Н	L	L	L	L	L	L	L
				Х	Н	Н	Н	Н	Н	Н	Н	L
				Х	L	L	Н	Н	Н	Н	Н	Н
				Х	L	Н	Н	Н	Н	Н	Н	Н
PRESET	Н	Н	Н	Х	Н	L	Н	Н	Н	Н	Н	Н
				Х	Н	Н	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



# **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA)

### **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	$5\% V_{CC}$	2.7			v v	IVIIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
	Voltage							
I <sub>IH</sub>	Input HIGH				5.0			1/ 2.71/
	Current				5.0	μΑ		$V_{IN} = 2.7V$
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	\/ -70\/
	Breakdown Test				7.0	μΑ	IVIAX	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V
	Leakage Current				50	μΑ	IVIAX	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.75			v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75		0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (S_n)$
					-1.8	mA	Max	$V_{IN} = 0.5V (A_n, B_n)$
					-2.4	mA	Max	$V_{IN} = 0.5V (C_n)$
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
Icc	Power Supply Current			59	89	mA	Max	

# **AC Electrical Characteristics**

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		
		Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	2.5	8.1	12.0	2.5	13.0	ns	
t <sub>PHL</sub>	C <sub>n</sub> to F <sub>i</sub>	2.5	5.7	8.0	2.5	9.0	115	
t <sub>PLH</sub>	Propagation Delay	4.0	10.4	15.0	4.0	16.0	ns	
t <sub>PHL</sub>	Any A or B to Any F	3.5	8.2	11.0	3.5	12.0	115	
t <sub>PLH</sub>	Propagation Delay	4.5	8.3	20.5	4.5	21.5	20	
t <sub>PHL</sub>	S <sub>i</sub> to F <sub>i</sub>	4.0	8.2	15.0	4.0	16.0	ns	
t <sub>PLH</sub>	Propagation Delay	3.5	6.4	10.0	3.5	11.0		
t <sub>PHL</sub>	$A_i$ or $B_i$ to $\overline{G}$	3.5	6.8	10.0	3.0	11.0	ns	
t <sub>PLH</sub>	Propagation Delay	2.5	7.2	10.5	2.5	11.5		
t <sub>PHL</sub>	$A_i$ or $B_i$ to $\overline{P}$	3.5	6.5	9.5	3.5	10.5	ns	
t <sub>PLH</sub>	Propagation Delay	4.0	7.8	12.0	4.0	13.0		
t <sub>PHL</sub>	S <sub>i</sub> to $\overline{G}$ or $\overline{P}$	4.5	10.2	13.5	4.5	14.5	ns	





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com