

**Nuvoton
Bus Termination Regulator
W83312SN**

-Table of Content-

1. GENERAL DESCRIPTION	1
2. FEATURES	1
3. BLOCK DIAGRAM	2
4. PIN CONFIGURATION AND TYPICAL APPLICATION CIRCUIT	2
5. PIN DESCRIPTION.....	3
6. FUNCTIONAL DESCRIPTION	4
7. ELECTRICAL CHARACTERISTIC	7
8. TYPICAL OPERATING WAVEFORMS	9
9. PACKAGE DIMENSION	22
10. ORDERING INFORMATION.....	23
11. TOP MARKING SPECIFICATION	23
12. REVISION HISTORY	24

1. GENERAL DESCRIPTION

The W83312SN is a linear regulator which provides a power achieves peak 3.0Amp bi-directional sinking and sourcing capability for a high speed bus terminator application. The chip simply implements a stable power supply which tracks half of input power dynamically for bus terminator with a single chip. The W83312SN is promoted with small footprint 8-SOP 150mil power package. With W83312SN design, a high integration, high performance, and cost-effective solution are promoted.

2. FEATURES

2.1. General

- Memory Termination Regulator for DDR1, DDR2, DDR3 and Low Power DDR3
- Sink and Source 3A Peak Current
- Integrated Power MOSFET
- Adjustable V_{OUT} by External Resistors
- Low External Component Count
- Low Output Voltage Offset
- Current Limit Protection
- Over Temperature Protection
- -40°C to 85°C Ambient Operating Temperature Range


2.2. Package

- SOP-8 150mil with Exposed Pad Package
- Lead Free (ROHS Compliant) and Halogen Free


2.3. Applications


- Desktop PCs, Notebooks, and Workstations
- Graphics Card Memory Termination
- Set Top Boxes, Digital TVs and Printers
- Active Termination Buses
- DDR1, DDR2 and DDR3 Memory Systems

3. BLOCK DIAGRAM



4. PIN CONFIGURATION AND TYPICAL APPLICATION CIRCUIT





5. PIN DESCRIPTION

SYMBOL	PIN	I/O	FUNCTION
VIN	1	I	Main power input pin which supplies current to output pin. For lower power dissipation consideration, using VDDQ (Supply voltage for DRAM) as power source is recommended.
VREF	3	I	Internal reference voltage source. Generally, VREF tracks VDDQ/2 for DDR application. Using voltage dividing resistors and capacitor as low pass filter for noise immunity and output voltage soft start is recommended. If using an N-MOSFET as shutdown function, please make sure the sinking current capability can pull down VREF under 0.2V.
VOUT	4	O	Voltage output pin which is regulated to track VREF voltage.
VCNTL	6	I	Power for internal control logic circuitry. A ceramic decoupling capacitor with 1uF is required.
GND	2		Ground. Connect to negative terminal of the output capacitor.
NC	5, 7, 8		No connection.

6. FUNCTIONAL DESCRIPTION

6.1 VTT Sink/Source Regulator

The W83312SN is a sink/source tracking Double Data Rate (DDR) termination regulator specifically designed for low input voltage, low cost and low external component count systems where space is a key application parameter. The W83312SN integrates a high performance, low dropout linear regulator that is capable of both sinking and sourcing current.

6.2 General Regulator

The W83312SN could also serve as a general linear regulator. The W83312SN accepts an external reference voltage at VREF pin and provides output voltage regulated to this reference voltage as shown in Fig.6-1, where

$$V_{OUT} = V_{EXT} \times R_2 / (R_1 + R_2)$$




Fig. 6-1

The W83312SN supports wide VREF voltage input range, making it versatile and ideal for many types of low power LDO applications. The dropout voltage is the input voltage minus output voltage that produces 2% decrease in output voltage, where

$$V_{IN_MIN} = V_{DROPOUT} + V_{OUT}$$

The output voltage range depends on VCNTL voltage and output loading which means higher VCNTL voltage can support higher output voltage and higher output loading.

Fig.6-2 and Table 6-1 show that the relationships among VOUT, V_{DROPOUT} and I_{OUT} when VCNTL=5V. For example, if VOUT=3.4V, the maximum output loading is 1.5A with 0.25V dropout voltage and the minimum VIN is 3.65V. The Max column in the table means the minimum dropout voltage needed in worst conditions. Choose suitable VIN voltage to obtain better efficiency.

VCNTL=5V					
Parameter	Conditions	Typ.	Max	Unit	
Dropout Voltage	I _{OUT} =1A, 0.6V ≤ V _{OUT} ≤ 3.4V	0.15	0.3		V
	I _{OUT} =1.5A, 0.6V ≤ V _{OUT} ≤ 3.4V	0.25	0.5		
	I _{OUT} =2A, 0.6V ≤ V _{OUT} ≤ 3.2V	0.35	0.7		
	I _{OUT} =2.5A, 0.8V ≤ V _{OUT} ≤ 3V	0.5	1		




Table 6-1

Fig.6-3 and Table 6-2 show that the relationships among VOUT, V_{DROPOUT} and I_{OUT} when VCNTL=3.3V.




Table 6-2

VCNTL=3.3V				
Parameter	Conditions	Typ.	Max	Unit
Dropout Voltage	I _{OUT} =1A, 0.6V ≤ V _{OUT} ≤ 1.8V	0.35	0.7	V
	I _{OUT} =1.5A, 0.6V ≤ V _{OUT} ≤ 1.6V	0.35	0.7	
	I _{OUT} =2A, 0.6V ≤ V _{OUT} ≤ 1.6V	0.6	1.2	
	I _{OUT} =2.5A, 0.8V ≤ V _{OUT} ≤ 1.4V	0.45	0.9	

Fig. 6-3

6.3 Shutdown Function

When the external reference voltage at VREF pin is under shutdown threshold, the internal regulator will be turned off and VOUT is at High-Z state.

6.4 Over Current Protection

The W83312SN provides a current limit circuitry, which monitors the output current and controls NMOS's gate voltage to limit the output current at 3.5A, typically.

6.5 Over Temperature Protection

The W83312SN monitors its junction temperature. If the device junction temperature exceeds its threshold value, typically 165°C, the VOUT is shut off. The shutdown is a non-latch protection.

6.6 Thermal Design

Since the W83312SN is a linear regulator, the VOUT current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the

voltage difference between VIN and VOUT times I_{OUT} current becomes the power dissipation as shown in below equation.

$$P_{DISS_SOURCE} = (VIN - VOUT) \times I_{OUT_SOURCE}$$

In this case, if VIN is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VOUT voltage is applied across the internal LDO regulator and the power dissipation, P_{DISS_SINK} can be calculated by below equation.

$$P_{DISS_SINK} = VOUT \times I_{OUT_SINK}$$

Because the device does not sink and source current at the same time and the I_{OUT} current may vary rapidly with time, the actual power dissipation should be the time average of the above dissipations over the thermal relaxation duration of the system. Another source of power consumption is the current used for the internal current control circuitry form VCNTL supply and the VIN supply. This can be estimate as 10mW or less during normal operating conditions. The power must be effectively dissipated from the package.

Maximum power dissipation allowed by the package is calculated by below equation.

$$P_{PKG} = [T_{J(MAX)} - T_{A(MAX)}] / \theta_{JA}$$

, where

- $T_{J(MAX)}$ is +125°C
- $T_{A(MAX)}$ is the maximum ambient temperature in the system
- θ_{JA} is the thermal resistance form junction to ambient

6.7 Input Capacitor

Depending on the trace impedance between the VIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VIN input capacitor. Use a 100uF (or greater) capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at VOUT.

6.8 Output Capacitor

For stable operation, the total capacitance of the VOUT terminal must be greater than 100uF. Attach two or more capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL).

6.9 Layout Consideration

Consider the following points before starting the W83312SN layout design. Fig. 6-4 shows the suggestion of minimum land pattern. Fig. 6-5 shows the recommended PCB layout. Using "dog bone" copper patterns on the top layer can increase efficiency of heat dissipating.

- The input bypass capacitor for VIN should be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VOUT should be placed close to the pin with short and wide connection in order to avoid ESR and/or ESL trace inductance.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package's thermal pad. The wide traces of component and the side copper connected to the thermal land pad help to dissipate heat. The thermal land connected to the ground plane could also be used to help dissipation.




Fig. 6-4




Fig. 6-5

7. ELECTRICAL CHARACTERISTIC

7.1 Absolute Maximum Ratings^(Note1)

ITEM	SYMBOL	RATING	UNIT
Input Voltage	VIN	-0.3 to 7	V
Control Logic Input Voltage	VCNTL	-0.3 to 7	V
Reference Voltage	VREF	-0.3 to 5	V
Electrostatic discharge protection ^(Note2)	Human Body Mode	± 2	kV
	Machine Mode	± 200	V
	Latch-Up	± 100	mA
Storage Temperature Range		-65 to 150	°C

7.2 Thermal Information

ITEM	RATING	UNIT
Power Dissipation, P_D @ $T_A=25^\circ\text{C}$	Internal Limited	W
Package Thermal Resistance, ESOP8, θ_{JA}	75	°C/W

7.3 Recommended Operating Conditions

ITEM	SYMBOL	MIN	MAX	UNIT
Input Voltage	VIN	1.2	5.5	V
	VCNTL	3	5.5	
	VREF	0.6	3.3	
Continuous Output Current	Sourcing	0	2.5	A
	Sinking	0	2.5	
Peak Output Current	Sourcing	0	3.0	A
	Sinking	0	3.0	

Operating Temperature Range		-40	85	°C
Junction Temperature Range ^(Note3)		-40	125	°C

7.4 Electrical Characteristics

Typicals and limits appearing in normal type apply for $T_j = 25^\circ\text{C}$. Limits appearing in **Boldface** type apply over the entire junction temperature range for operation, -40°C to 85°C ^(Note4). $\text{VCNTL} = 3.3\text{V}/5\text{V}$, $\text{VIN} = 2.5\text{V}/1.8\text{V}/1.5\text{V}$, $\text{VREF} = 1.25\text{V}/0.9\text{V}/0.75\text{V}$, $C_{\text{OUT}} = 100\text{nF}$, all voltage outputs unloaded (unless otherwise noted).

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS
Input						
VCNTL Operating Current	I_{CNTL}	$I_{\text{OUT}}=0\text{A}$, $\text{VCNTL}=3.3\text{V}$		0.5	0.7	mA
		$I_{\text{OUT}}=0\text{A}$, $\text{VCNTL}=5\text{V}$		0.7	1	
VIN Operating Current	I_{VIN}	$I_{\text{OUT}}=0\text{A}$, $\text{VCNTL}=3.3\text{V}$		0.3	0.5	mA
		$I_{\text{OUT}}=0\text{A}$, $\text{VCNTL}=5\text{V}$		0.3	0.5	
VCNTL Quiescent Current in Shutdown Mode	$I_{\text{SD_CNTL}}$	$\text{VREF} < 0.2\text{V}$, $\text{VCNTL}=3.3\text{V}$		60	90	uA
		$\text{VREF} < 0.2\text{V}$, $\text{VCNTL}=5\text{V}$		60	90	
VIN Quiescent Current in Shutdown Mode	$I_{\text{SD_VIN}}$	$\text{VREF} < 0.2\text{V}$	-1	0	1	uA
VREF Leakage Current	I_{IH}	$\text{VREF}=3.3\text{V}$	-1	0	1	uA
	I_{IL}	$\text{VREF}=0\text{V}$	-1	0	1	
Output (DDR1 / DDR2 / DDR3)						
Output Offset Voltage (VREF-VOUT)	V_{os}	$I_{\text{OUT}}=0\text{A}$	-5		5	mV
Load Regulation (VREF-VOUT)	ΔV_L	$I_{\text{OUT}}=0 \rightarrow +2.5\text{A}$ ^(Note5)	-20		20	mV
		$I_{\text{OUT}}=0 \rightarrow -2.5\text{A}$ ^(Note5)	-20		20	
Protection						
Current Limit	I_{LIM}	In any VIN	±3	±3.5	±4.5	A
Thermal Shutdown Temperature	T_{SD}	$3.3\text{V} < \text{VCNTL} < 5\text{V}$ ^(Note6)	150	165	175	°C
Thermal Shutdown Hysteresis	ΔT_{SD}	$3.3\text{V} < \text{VCNTL} < 5\text{V}$		30		°C
VREF Shutdown Mode						
Shutdown Threshold	V_{IH}	Enable	0.6			V
	V_{IL}	Disable			0.2	

Note1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Note2. Devices are ESD sensitive. Handling precaution recommended.


Note3. At elevated temperatures, devices must be de-rated based on thermal resistance. The device in the ESOP-8 package must be de-rated at $\theta_{JA}=75^\circ\text{C/W}$ junction to ambient with minimum PCB footprint.

Note4. Limits are 100% production tested at 25°C. Limits over operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate average outgoing quality level.


Note5. VOUT load regulation is tested by using a 10ms period and 50% duty cycle current pulse.

Note6. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(MAX)}$, the junction to ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . exceeding the maximum allowable power dissipation will cause excessive die temperature and the regulator will go into thermal shutdown. Ensured by design, no production tested.


8. TYPICAL OPERATING WAVEFORMS




VIN=2.5V, VCNTL=3.3V, VOUT=1.25V @ 3A Sourcing






VIN=2.5V, VCNTL=3.3V, VOUT=1.25V @ 2.5A Sourcing






VIN=2.5V, VCNTL=5V, VOUT=1.25V @ 3A Sourcing







VIN=2.5V, VCNTL=5V, VOUT=1.25V @ 2.5A Sourcing
















































9. PACKAGE DIMENSION

SOP8-EP (150mil)



➤ **TAPING SPECIFICATION**

Note: W83312SN L/F size is D1-3 & E1-3 dimension



10. ORDERING INFORMATION

Part Number	Package Type	Supplied as	Production Flow
W83312SN	8PIN SOP8-EP (Green Package)	T Shape: 2,500 units/T&R	Commercial, -40°C to +85°C

11. TOP MARKING SPECIFICATION



1st Line: Nuvoton logo

2nd Line: W83312SN (Part number)

3rd line: Tracking code

- 752: packages assembled in Year 2007, week 52
- A: assembly house ID
- BB: Internal use only
- X: the IC version (A means A; B means B & C means C...etc.)

12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	11/28/2008	All	New Create
A2	12/29/2008	4, 5, 7	Update the linear regulator chart & VIN Recommended Range
A3	8/1/2009	All	1. Updated operating temperature range 2. Updated 6.2 General Regulator 3. Updated Typical Operating Waveforms
A4	1/29/2010	6	Correct Typo, add PCB Layout Suggestion
A5	3/31/2010	6,20	1. Add suggestion land pattern 2. Update the SOP8-EP package outline

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.