

# Digital FET, Dual N & P Channel

# **FDG6321C**

# **General Description**

These dual N & P-Channel logic level enhancement mode field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially on low voltage replacement for bipolar digital transistors and small signal MOSFETS. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.


#### **Features**

- N-Ch 0.50 A, 25 V
  - $R_{DS(ON)} = 0.45 \Omega @ V_{GS} = 4.5 V$
  - $R_{DS(ON)} = 0.60 \Omega @ V_{GS} = 2.7 V$
- P-Ch -0.41 A, -25 V
  - $R_{DS(ON)} = 1.1 \Omega @ V_{GS} = -4.5 V$
  - $R_{DS(ON)} = 1.5 \Omega @ V_{GS} = -2.7 V$
- Very Small Package Outline SC70-6
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits (V<sub>GS(th)</sub> < 1.5 V)</li>
- Gate-Source Zener for ESD Ruggedness (>6 kV Human Body Model)
- These Devices are Pb-Free and are RoHS Compliant

# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Param	neter	N-Channel	P-Channel	Units
V <sub>DSS</sub>	Drain-Source Voltage		25	-25	V
V <sub>GSS</sub>	Gate-Source V	oltage	8	-8	V
I <sub>D</sub>	Drain Current	Continuous	0.5	0.5 -0.41	
		Pulsed	1.5	-1.2	
P <sub>D</sub>	Maximum Power Dissipation (Note 1)		0	W	
T <sub>J</sub> , T <sub>STG</sub>		Operating and Storage Temperature Range		–55 to 150	
ESD	Electrostatic Dis Rating MIL-STI Human Body M 1500 Ω)	D-883D	6		kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




SC-88/SC70-6/SOT-363 CASE 419B-02

#### **MARKING DIAGRAM**



= Specific Device CodeM = Assembly Operation Month

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDG6321C	SC-88/SC70-6/ SOT-363 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# FDG6321C

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.  $R_{\theta JA} = 415^{\circ}C/W$  on minimum pad mounting on FR–4 board in still air.

Symbol	Parameter	Conditions	Type	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS		1	1			
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	25	-	_	V
		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-25	-	-	1
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	N-Ch	-	26	-	mV/°C
		$I_D = -250 \mu\text{A}$ , Referenced to 25°C	P-Ch	-	-22	-	1
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	N-Ch	-	-	1	μΑ
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C		-	-	10	1
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V	P-Ch	-	-	-1	μΑ
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$		-	-	-10	1
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V	N-Ch	-	-	100	nA
		V <sub>GS</sub> = -8 V, V <sub>DS</sub> = 0 V	P-Ch	-	-	-100	1
N CHARACTE	RISTICS (Note 2)		•	•			
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	0.65	0.8	1.5	V
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.65	-0.82	-1.5	1
$\Delta V_{GS(th)}$ / $\Delta T_{J}$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	N-Ch	_	-2.6	-	mV/°C
		$I_D = -250 \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$	P-Ch	-	2.1	-	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.5 A	N-Ch	-	0.34	0.45	Ω
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.5 A, T <sub>J</sub> = 125°C	1	_	0.55	0.72	1
		V <sub>GS</sub> = 2.7 V, I <sub>D</sub> = 0.2 A		_	0.44	0.6	1
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.41 A	P-Ch	-	0.85	1.1	
		$V_{GS} = -4.5 \text{ V}, I_D = -0.41 \text{ A},$ $T_J = 125^{\circ}\text{C}$		_	1.2	1.8	
		$V_{GS} = -2.7 \text{ V}, I_D = -0.05 \text{ A}$		_	1.15	1.5	
I <sub>D(ON)</sub>	On-State Drain Current	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 5 V	N-Ch	0.5	-	-	Α
		V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V	P-Ch	-0.41	-	-	1
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 0.5 A	N-Ch	-	1.45	-	S
		V <sub>DS</sub> = -5 V, I <sub>D</sub> = -0.41 A	P-Ch	_	0.9	-	1
YNAMIC CHAI	RACTERISTICS		•	•			
C <sub>iss</sub>	Input Capacitance	N-Channel	N-Ch	_	50	_	pF
		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	P-Ch	-	62	-	1
C <sub>oss</sub>	Output Capacitance	P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$	N-Ch	_	28	-	1
		f = 1.0 MHz	P-Ch	_	34	-	1
C <sub>rss</sub>	Reverse Transfer Capacitance		N-Ch	-	9	-	1
			P-Ch	_	10	_	1

### FDG6321C

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Unit
WITCHING C	HARACTERISTICS (Note 2)		•		•	•	•
t <sub>D(on)</sub>	Turn-On Delay Time	N-Channel	N-Ch	-	3	6	ns
		$V_{DD} = 5 \text{ V}, I_{D} = 0.5 \text{ A}, V_{GS} = 4.5 \text{ V}, R_{GEN} = 50 \Omega$	P-Ch	-	7	15	
t <sub>r</sub>	Turn-On Rise Time	P-Channel	N-Ch	-	8.5	18	ns
		$V_{DD} = -5 \text{ V}, I_D = -0.5 \text{ A},$	P-Ch	-	8	16	
t <sub>D(off)</sub>	Turn-Off Delay Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 50 \Omega$	N-Ch	-	17	30	ns
			P-Ch	-	55	80	1
t <sub>f</sub>	Turn-Off Fall Time		N-Ch	-	13	25	ns
			P-Ch	-	35	60	
$Q_g$	Total Gate Charge	N-Channel	N-Ch	-	1.64	2.3	nC
		$V_{DS} = 5 \text{ V}, I_D = 0.5 \text{ A}, V_{GS} = 4.5 \text{ V}$	P-Ch	-	1.1	1.5	1
Q <sub>gs</sub>	Gate-Source Charge	P-Channel	N-Ch	-	0.38	-	nC
		V <sub>DS</sub> = -5 V, I <sub>D</sub> =-0.41 A, V <sub>GS</sub> = -4.5 V	P-Ch	-	0.31	-	1
$Q_{gd}$	Gate-Drain Charge	V <sub>GS</sub> = -4.5 V	N-Ch	-	0.45	-	nC
			P-Ch	-	0.29	_	1
RAIN-SOUR	CE DIODE CHARACTERISTICS AN	ND MAXIMUM RATINGS					
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		N-Ch	-	-	0.25	Α
			P-Ch	-	-	-0.25	1
V <sub>SD</sub>	Drain-Source Diode Forward	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 0.5 A (Note 2)	N-Ch	-	0.8	1.2	V
	Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.5 A (Note 2)	P-Ch	-	-0.8	-1.2	1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%

# TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature

 $T_J$ , JUNCTION TEMPERATURE (°C)




Figure 5. Transfer Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

# TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL (CONTINUED)




Figure 7. Gate Charge Characteristics




Figure 9. Maximum Safe Operating Area




Figure 8. Capacitance Characteristics




Figure 10. Single Pulse Maximum Power Dissipation

# TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL




Figure 11. On-Region Characteristics




Figure 12. On–Resistance Variation with Drain Current and Gate Voltage




Figure 13. On–Resistance Variation with Temperature




Figure 14. On-Resistance Variation with Gate-to-Source Voltage




Figure 15. Transfer Characteristics




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature

### TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL (CONTINUED)




Figure 17. Gate Charge Characteristics




Figure 18. Capacitance Characteristics




Figure 19. Maximum Safe Operating Area




Figure 20. Single Pulse Maximum Power Dissipation

### TYPICAL PERFORMANCE CHARACTERISTICS: N & P-CHANNEL




Figure 21. Transient Thermal Response Curve


Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.







#### SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD **ISSUE A**

**DATE 07 JUL 2010** 




**TOP VIEW** 





SIDE VIEW



**END VIEW** 

#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-203.

DOCUMENT NUMBER:	98AON34266E		ersions are uncontrolled except when accessed directly from the Document Repository. sions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88 (SC-70 6 LEAD), 1.3	25X2	PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales