S1C17M10 (rev1.1)



16-bit Single Chip Microcontroller

- Smart card Interface (ISO7816-3) is embedded.
- 64KB Flash ROM: Read/program protection function, 4KB RAM
- Supports 1.8V to 5.5V wide range operating voltage.
- Equipped with an LCD driver capable of driving an 80 SEG × 16 COM / 88 SEG × 8 COM LCD panel.
- Supports various kinds of interfaces (UART, SPI, I²C)

DESCRIPTIONS

The S1C17M10 is a 16-bit embedded Flash MCU that features low power consumption. It includes various serial interfaces and an LCD driver on the compact die, and is ideal for battery-driven electronic equipment such as smart card read type eTokens and remote control units with a high-definition LCD display.

■ FEATURES

| Model | S1C17M10 | | | |
|--|--|--|--|--|
| CPU | 5101/MID | | | |
| CPU core | Seiko Epson original 16-bit RISC CPU core S1C17 | | | |
| Other | On-chip debugger | | | |
| Embedded Flash memory | | | | |
| Capacity | 64K bytes (for both instructions and data) | | | |
| Erase/program count | 1,000 times (min.) * Programming by the debugging tool ICDmini | | | |
| Other | Security function to protect from reading/programming by ICDmini | | | |
| | On-board programming function using ICDmini | | | |
| | Flash programming voltage can be generated internally. | | | |
| Embedded RAM | | | | |
| Capacity | 4K bytes | | | |
| Embedded display RAM | | | | |
| Capacity | 352 bytes | | | |
| Clock generator (CLG) | | | | |
| System clock source | 4 sources (IOSC/OSC1/OSC3/EXOSC) | | | |
| System clock frequency (operating frequency) | 16.8 MHz (max.) | | | |
| IOSC oscillator circuit (boot clock source) | 700 kHz (typ.) embedded oscillator | | | |
| | 23 µs (max.) starting time (time from cancelation of SLEEP state to vector table read by | | | |
| | the CPU) | | | |
| OSC1 oscillator circuit | 32.768 kHz (typ.) crystal oscillator | | | |
| | 32 kHz (typ.) embedded oscillator | | | |
| | Oscillation stop detection circuit included | | | |
| OSC3 oscillator circuit | 16.8 MHz (max.) crystal/ceramic oscillator | | | |
| | 4, 8, 12, and 16 MHz-switchable embedded oscillator | | | |
| | Auto-trimming function for the embedded oscillator | | | |
| EXOSC clock input | 16.8 MHz (max.) square or sine wave input | | | |
| Other | Configurable system clock division ratio | | | |
| | Configurable system clock used at wake up from SLEEP state | | | |
| | Operating clock frequency for the CPU and all peripheral circuits is selectable. | | | |
| I/O port (PPORT) | | | | |
| Number of general-purpose I/O ports | Input/output port: 32 bits (max.) | | | |
| | Output port: 1 bit (max.) | | | |
| | Pins are shared with the peripheral I/O. | | | |
| Number of input interrupt ports | 28 bits (max.) | | | |
| Number of ports that support universal port | 28 bits | | | |
| multiplexer (UPMUX) | A peripheral circuit I/O function selected via software can be assigned to each port. | | | |
| Timers | | | | |
| Watchdog timer (WDT2) | Generates NMI or watchdog timer reset. | | | |
| | Programmable NMI/reset generation cycle | | | |
| Real-time clock (RTCA) | 128-1 Hz counter, second/minute/hour/day/day of the week/month/year counters | | | |
| | Theoretical regulation function for 1-second correction | | | |
| | Alarm and stopwatch functions | | | |
| 16-bit timer (T16) | 5 channels | | | |
| | Generates the SPIA master clock. | | | |

| Model | S1C17M10 |
|---|--|
| Timers | |
| 16-bit PWM timer (T16B) | 1 channel |
| | Event counter/capture function |
| | PWM waveform generation function |
| | Number of PWM output or capture input ports: 2 ports/channel |
| Supply voltage detector (SVD3) | |
| Detection voltage | VDD or external voltage (one external voltage input port is provided and an external |
| Detection voltage | voltage level can be detected even if it exceeds VDD.) |
| Detection level | VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) |
| Other | Intermittent operation mode |
| | Generates an interrupt or reset according to the detection level evaluation. |
| Serial interfaces | |
| UART (UART2) | 1 channel |
| | Baud-rate generator included, IrDA1.0 supported |
| | Open drain output, signal polarity, and baud rate division ratio are configurable. |
| Synchronous serial interface (SPIA) | 1 channel |
| Synchronous serial interface (SFIA) | |
| | 2 to 16-bit variable data length The 16-bit timer (T16) can be used for the baud-rate generator in master mode. |
| I ² C (I2C) *1 | 1 channel |
| | |
| Smart card interface (SMCIF) | Baud-rate generator included 1 channel |
| Smart card interface (SMCIF) | |
| LCD driver (LCD16A) | Baud-rate generator included |
| LCD driver (LCD16A) | 000E0 1 000M (mm) 000E0 0 1000M (mm) |
| LCD output LCD contrast | 88SEG × 1–8COM (max.), 80SEG × 9–16COM (max.) |
| | 16 levels |
| Other | 1/4 or 1/5 bias power supply included, external voltage can be applied. |
| Multiplier/divider (COPRO2) | |
| Arithmetic functions | 16-bit × 16-bit multiplier |
| | 16-bit × 16-bit + 32-bit multiply and accumulation unit |
| - | 32-bit ÷ 32-bit divider |
| Reset | Denote the most of the set to be |
| #RESET pin | Reset when the reset pin is set to low. |
| Power-on reset | Reset at power on. |
| Key entry reset | Reset when the P00 to P01/P02/P03 keys are pressed simultaneously (can be enabled/ |
| NA/ 1 1 1 1 | disabled using a register). |
| Watchdog timer reset | Reset when the watchdog timer overflows (can be enabled/disabled using a register). |
| Supply voltage detector reset | Reset when the supply voltage detector detects the set voltage level (can be enabled/ |
| Indonusiat | disabled using a register). |
| Interrupt Non-maskable interrupt | 4 austama (Deast address missigned interrupt debug NIMI) |
| • | 4 systems (Reset, address misaligned interrupt, debug, NMI) |
| Programmable interrupt | External interrupt: 1 system (8 levels) |
| Dewer events voltage | Internal interrupt: 14 systems (8 levels) |
| Power supply voltage | |
| VDD operating voltage | 1.8 to 5.5 V |
| VDD operating voltage for Flash programming | 2.4 to 5.5 V (VPP = 7.5 V external power supply is required.) |
| Operating temporature | 2.4 to 5.5 V (When VPP is generated internally) |
| Operating temperature | |
| Operating temperature range | -40 to 85 °C |
| Current consumption (Typ. value) | 0.16.04 |
| SLEEP mode *2 | 0.16 μA IOSC = OFF, OSC1 = OFF, OSC3 = OFF |
| HALT mode | 0.6 µA |
| | OSC1 = 32 kHz (crystal oscillator), RTC = ON |
| RUN mode | 4 μA |
| Hore mode | OSC1 = 32 kHz (crystal oscillator), RTC = ON, CPU = OSC1 |
| | 145 µA |
| | OSC1 = 32 kHz (crystal oscillator), RTC = ON, OSC3 = 1 MHz (ceramic oscillator), |
| | CPU = OSC3 |
| Shipping form | |
| 1 * ³ | TQFP15-128PIN (P-TQFP128-1414-0.40, 14 × 14 mm, t = 1.2 mm, 0.4 mm pitch) |
| 2 | Die form (Pad pitch: 80 µm (min.)) |
| = | |

*1 The input filter in I2C (SDA and SCL inputs) does not comply with the standard for removing noise spikes less than 50 ns.

*2 The RAM retains data even in SLEEP mode.

*3 Shown in parentheses is a JEITA package name.

BLOCK DIAGRAM



PIN CONFIGURATION DIAGRAMS





PIN DESCRIPTIONS

Symbol meanings

Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

| | | J | |
|--------------------|---------------|-----------------------------|--|
| I/O: | 1 | = Input | |
| | 0 | = Output | |
| | I/O | = Input/output | |
| | Р | = Power supply | |
| | А | = Analog signal | |
| | Hi-Z | = High impedance state | |
| Initial state: | l (Pull-up) | = Input with pulled up | |
| | I (Pull-down) | = Input with pulled down | |
| | Hi-Z | = High impedance state | |
| | O (H) | = High level output | |
| | 0 (L) | = Low level output | |
| Tolerant fail-safe | structure: | | |
| | \checkmark | = Over voltage tolerant fai | |

= Over voltage tolerant fail-safe type I/O cell included (see the "I/O Ports" chapter) The over voltage tolerant fail-safe type I/O cell allows interfacing without passing unnecessary current even if a voltage exceeding V_{DD} is applied to the port. Also unnecessary current is not consumed when the port is externally biased without supplying V_{DD}.

| I/O Initial state | | Tolerant fail- safe structure | Function | | | |
|-------------------|-----------------|----------------------------------|-------------|---|---|--|
| VDD | VDD | Р | _ | _ | Power supply (+) | |
| Vss | Vss | Р | _ | _ | GND | |
| VPP | VPP | Р | _ | _ | Power supply for Flash programming | |
| VD1 | V _{D1} | Α | _ | _ | VD1 regulator output | |
| Vc1-5 | Vc1-5 | Р | _ | _ | LCD panel driver power supply | |
| CP1-5 | CP1-5 | A | _ | _ | LCD power supply booster capacitor connect pins | |
| OSC1 | OSC1 | A | _ | _ | OSC1 oscillator circuit input | |
| OSC2 | OSC2 | A | _ | _ | OSC1 oscillator circuit output | |
| #RESET | #RESET | 1 | I (Pull-up) | _ | Reset input | |
| P00 | P00 | 1/0 | Hi-Z | 1 | I/O port | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | |
| | EXSVD0 | A | - | | External power supply voltage detection input | |
| P01 | P01 | 1/0 | Hi-Z | 1 | I/O port | |
| | EXCL00 | 1 | | | 16-bit PWM timer Ch.0 event counter input 0 | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | |
| P02 | P02 | 1/0 | Hi-Z | 1 | I/O port | |
| . 02 | EXCL01 | 1 | 1 2 | | 16-bit PWM timer Ch.0 event counter input 1 | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | |
| P03 | P03 | 1/0 | Hi-Z | 1 | I/O port | |
| | RTC1S | 0 | 1 | | Real-time clock 1-second cycle pulse output | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | |
| P04 | P04 | 1/0 | Hi-Z | 1 | I/O port | |
| | FOUTO | 0 | 1 | | Clock external output | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | |
| P05 | P05 | 1/0 | Hi-Z | 1 | I/O port | |
| 1.00 | FOUT1 | 0 | 111 2 | | Clock external output | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | |
| P06 | P06 | 1/0 | Hi-Z | 1 | I/O port | |
| | UPMUX | 1/0 | 1= | | User-selected I/O (universal port multiplexer) | |
| P07 | P07 | 1/0 | Hi-Z | 1 | I/O port | |
| | UPMUX | 1/0 | 1 | - | User-selected I/O (universal port multiplexer) | |
| P10 | P10 | 1/0 | Hi-Z | 1 | I/O port | |
| | EXOSC | 1,0 | 1 | | Clock generator external clock input | |
| | UPMUX | 1/0 | 1 | | User-selected I/O (universal port multiplexer) | |
| P11 | P11 | 1/0 | Hi-Z | 1 | I/O port | |
| | UPMUX | 1/0 | 1 | | User-selected I/O (universal port multiplexer) | |
| P12 | P12 | 1/0 | Hi-Z | 1 | I/O port | |
| | UPMUX | 1/0 | 1 | • | User-selected I/O (universal port multiplexer) | |

| name P13 | - | I/O | Initial state | Tolerant fail- safe structure | Function | | |
|----------------|----------------|-------------------------|---------------|----------------------------------|--|--|--|
| | P13 | signal 13 I/O | Hi-Z | 1 | I/O port | | |
| | LFRO | 0 | | | LCD frame signal monitor output | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| P20 | P20 | I/O | Hi-Z | 1 | I/O port | | |
| | UPMUX | 1/0 | | | User-selected I/O (universal port multiplexer) | | |
| | COM8 | Α | | | LCD common output | | |
| | SEG87 | A | 1 | | LCD segment output | | |
| P21 | P21 | 1/0 | Hi-Z | 1 | I/O port | | |
| | UPMUX | 1/0 | | • | User-selected I/O (universal port multiplexer) | | |
| | COM9 | A | - | | LCD common output | | |
| | SEG86 | A | - | | LCD segment output | | |
| 22 | P22 | 1/0 | Hi-Z | 1 | I/O port | | |
| - 22 | | 1/0 | | v | | | |
| | UPMUX | | - | | User-selected I/O (universal port multiplexer) | | |
| | COM10 | A | - | | LCD common output | | |
| | SEG85 | A | | | LCD segment output | | |
| P23 | P23 | 1/0 | Hi-Z | 1 | I/O port | | |
| | UPMUX | 1/0 | _ | | User-selected I/O (universal port multiplexer) | | |
| | COM11 | A | 4 | | LCD common output | | |
| | SEG84 | A | | | LCD segment output | | |
| P24 | P24 | I/O | Hi-Z | 1 | I/O port | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| | COM12 | A | | | LCD common output | | |
| | SEG83 | A | | | LCD segment output | | |
| 25 | P25 | I/O | Hi-Z | ✓ | I/O port | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| | COM13 | A | | | LCD common output | | |
| | SEG82 | A | | | LCD segment output | | |
| P26 | P26 | I/O | Hi-Z | ✓ | I/O port | | |
| | UPMUX | 1/0 | | | User-selected I/O (universal port multiplexer) | | |
| | COM14 | A | | | LCD common output | | |
| | SEG81 | A | 1 | | LCD segment output | | |
| P27 | P27 | 1/0 | Hi-Z | 1 | I/O port | | |
| 21 | UPMUX | 1/0 | | • | User-selected I/O (universal port multiplexer) | | |
| | COM15 | A | - | | LCD common output | | |
| | SEG80 | A | - | | LCD segment output | | |
| >30 | P30 | 1/0 | Hi-Z | / | I/O port | | |
| F 30 | | | | 1 | | | |
| | UPMUX | I/O | - | | User-selected I/O (universal port multiplexer) | | |
| 201 | SEG79 | A | | | LCD segment output | | |
| P31 | P31 | I/O | Hi-Z | 1 | I/O port | | |
| | UPMUX | 1/0 | - | | User-selected I/O (universal port multiplexer) | | |
| | SEG78 | A | | | LCD segment output | | |
| P32 | P32 | I/O | Hi-Z | \checkmark | I/O port | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| | SEG77 | A | | | LCD segment output | | |
| -33 | P33 | I/O | Hi-Z | 1 | I/O port | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| | SEG76 | A | | | LCD segment output | | |
| > 34 | P34 | I/O | Hi-Z | <i>✓</i> | I/O port | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| | SEG75 | A |] | | LCD segment output | | |
| P35 | P35 | I/O | Hi-Z | ✓ | I/O port | | |
| | UPMUX | I/O | 1 | | User-selected I/O (universal port multiplexer) | | |
| | SEG74 | A | 1 | | LCD segment output | | |
| P36 | P36 | 1/0 | Hi-Z | <i>✓</i> | I/O port | | |
| F30 | UPMUX | 1/0 | 1 | - | User-selected I/O (universal port multiplexer) | | |
| | SEG73 | A | 1 | | LCD segment output | | |
| | | 1/0 | Hi-Z | 1 | I/O port | | |
| 037 | P37 | | 111-2 | ~ | • | | |
| 237 | P37 | | 1 | | User-selected I/O (universal port multiployor) | | |
| 237 | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | | |
| | UPMUX SEG72 | I/O A | | | LCD segment output | | |
| P37 PD0 | UPMUX | I/O | O (L) | <i>√</i> | | | |

| Pin/pad name | Assigned signal | I/O | Initial state | Tolerant fail- safe structure | Function |
|-----------------|--------------------|-----|---------------|----------------------------------|------------------------------------|
| PD1 | DSIO | I/O | I (Pull-up) | 1 | On-chip debugger data input/output |
| | PD1 | I/O | | | I/O port |
| | SEG70 | A | | | LCD segment output |
| PD2 | DCLK | 0 | O (H) | - | On-chip debugger clock output |
| | PD2 | 0 | | | Output port |
| | SEG69 | A | | | LCD segment output |
| PD3 | PD3 | I/O | Hi-Z | 1 | I/O port |
| | OSC3 | A | | | OSC3 oscillator circuit input |
| PD4 | PD4 | I/O | Hi-Z | 1 | I/O port |
| | OSC4 | A | | | OSC3 oscillator circuit output |
| COM0-8 | COM0-8 | Α | Hi-Z | - | LCD common output |
| SEG0-68 | SEG0-68 | A | Hi-Z | _ | LCD segment output |

Universal port multiplexer (UPMUX)

The universal port multiplexer (UPMUX) allows software to select the peripheral circuit input/output function to be assigned to each pin from those listed below. Note, however, that a function cannot be assigned to two or more pins simultaneously.

| Peripheral circuit | Signal to be assigned | I/O | Channel number n | Function |
|------------------------------|-----------------------|-----|------------------|--------------------------------------|
| Synchronous serial interface | SDIn | | <i>n</i> = 0 | SPIA Ch.n data input |
| (SPIA) | SDOn | 0 | | SPIA Ch.n data output |
| | SPICLKn | I/O | | SPIA Ch.n clock input/output |
| | #SPISSn | | | SPIA Ch.n slave-select input |
| I ² C | SCLn | I/O | <i>n</i> = 0 | I2C Ch.n clock input/output |
| (I2C) | SDAn | I/O | | I2C Ch.n data input/output |
| UART | USINn | | <i>n</i> = 0 | UART2 Ch.n data input |
| (UART2) | USOUTn | 0 | | UART2 Ch.n data output |
| 16-bit PWM timer | TOUTn0/CAPn0 | I/O | <i>n</i> = 0 | T16B Ch.n PWM output/capture input 0 |
| (T16B) | TOUTn1/CAPn1 | I/O | | T16B Ch.n PWM output/capture input 1 |
| Smart card interface | SMCCLKn | I/O | <i>n</i> = 0 | SMCIF Ch.n clock input/output |
| (SMCIF) | SMCIOn | I/O |] | SMCIF Ch.n data input/output |

BASIC EXTERNAL CONNECTION DIAGRAM



- *1: For Flash programming
- *2: When 1/4 bias is selected
- *3: When 1/5 bias is selected
- *4: When OSC1 crystal oscillator is selected
- *5: When OSC3 crystal/ceramic oscillator is selected
- (): Do not mount components if unnecessary.

NOTICE : PLEASE READ CAREFULLY BELOW BEFORE USING THIS DOCUMENT

The contents of this document are subject to change without notice.

- 1. This document may not be copied, reproduced, or used for any other purpose, in whole or in part, without the consent of the Seiko Epson Corporation ("Epson").
- 2. Before purchasing or using Epson products, please contact our sales representative for the latest information and always be sure to check the latest information published on Epson's official web sites and other sources.
- 3. Information provided in this document such as application circuits, programs, usage, etc., are for reference purposes only. Using the application circuits, programs, usage, etc. in the design of your equipment or systems is your own responsibility. Epson makes no guarantees against any infringements or damages to any third parties' intellectual property rights or any other rights resulting from the information. This document does not grant you any licenses, intellectual property rights or any other rights with respect to Epson products owned by Epson or any third parties.
- 4. Epson is committed to constantly improving quality and reliability, but semiconductor products in general are subject to malfunction and failure. By using Epson products, you shall be responsible for your hardware. Software and systems must be designed well enough to prevent death or injury as well as any property damage even if any of the malfunctions or failures might be caused by Epson products. When designing your products using Epson products, please be sure to check and comply with the latest information regarding Epson products (this document, specifications, data sheets, manuals, Epson's web site, etc.). When using the information included above materials such as product data, charts, technical contents, programs, algorithms and application circuit examples, you shall evaluate your products both on a stand-alone basis as well as within your overall systems. You shall be solely responsible for deciding whether or not to adopt and use Epson products.
- 5. Epson has prepared this document and programs provided in this document carefully to be accurate and dependable, but Epson does not guarantee that the information and the programs are always accurate and complete. Epson assumes no responsibility for any damages which you incur due to misinformation in this document and the programs.
- 6. No dismantling, analysis, reverse engineering, modification, alteration, adaptation, reproduction, etc., of Epson products is allowed.
- 7. Epson products have been designed, developed and manufactured to be used in general electronic applications (office equipment, communications equipment, measuring instruments, home electronics, etc.) and applications individually listed in this document ("General Purpose"). Epson products are NOT intended for any use beyond the General Purpose uses that requires particular/higher quality or reliability in order to refrain from causing any malfunction or failure leading to death, injury, serious property damage or severe impact on society, including, but not limited to those listed below. Therefore, you are advised to use Epson products only for General Purpose uses. Should you desire to buy and use Epson products for a particular purpose other than a General Purpose use, Epson makes no warranty and disclaims with respect to Epson products, whether express or implied, including without limitation any implied warranty of merchantability or fitness for any particular purpose. Please be sure to contact our sales representative and obtain approval in advance.

[Particular purpose]

Space equipment (artificial satellites, rockets, etc.)

Transportation vehicles and their control equipment (automobiles, aircraft, trains, ships, etc.)

Medical equipment (other than applications individually listed in this document) / Relay equipment to be placed on ocean floor

- Power station control equipment / Disaster or crime prevention equipment / Traffic control equipment / Financial equipment Other applications requiring similar levels of reliability as those listed above
- 8. Epson products listed in this document and our associated technologies shall not be used in any equipment or systems that laws and regulations in Japan or any other countries prohibit to manufacture, use or sell. Furthermore, Epson products and our associated technologies shall not be used for developing weapons of mass destruction, or any other military purposes or applications. If exporting Epson products or our associated technologies, you shall comply with the Foreign Exchange and Foreign Trade Control Act in Japan, Export Administration Regulations in the U.S.A. (EAR) and other export-related laws and regulations in Japan and any other countries
- and follow the required procedures as provided by the relevant laws and regulations.Epson assumes no responsibility for any damages (whether direct or indirect) caused by or in relation with your non-compliance with
- the terms and conditions in this document.10. Epson assumes no responsibility for any damages (whether direct or indirect) incurred by any third party that you assign, transfer, loan, etc., Epson products to.
- 11. For more details or other concerns about this document, please contact our sales representative.
- 12. Company names and product names listed in this document are trademarks or registered trademarks of their respective companies. (Rev. e1.0, 2021.9)

©Seiko Epson Corporation 2022, All rights reserved.

SEIKO EPSON CORPORATION

Sales & Marketing Division

EPSON semiconductor website

https://global.epson.com/products_and_drivers/semicon/

MD Sales & Marketing Department JR Shinjuku Miraina Tower, 4-1-6 Shinjuku, Shinjuku-ku, Tokyo 160-8801, Japan Document Code: 413181901 First Issue February 2016 Revised August 2022 in JAPAN ©